Khalil-Hani, M.; Shaikh-Husin, N. An Optimization Algorithm Based On Grid-Graphs For Minimizing Interconnect Delay In VLSI Layout Design. MJCS 2009, 22, 19-33.